Evolution Host Logo

Evolution Host
Invent the Future

Egs002 Proteus Library Jun 2026

Wire a virtual across the load capacitor of your LC filter to observe the output wave shape.

The EGS002 Proteus library is a simulation library that contains a vast collection of models for various electronic components, including analog and digital devices. These models are used to simulate the behavior of electronic circuits, allowing designers to test and validate their designs before building a physical prototype. The library is a key component of the Proteus software suite, which is widely used in the electronics industry for circuit design, simulation, and testing.

Integrating the into your simulation environment is a game-changer for engineers and hobbyists working on Pure Sine Wave Inverter (SPWM) designs. The EGS002, based on the EG8010 driver chip and IR2110S MOSFET drivers, is notoriously difficult to simulate because it isn't included in the standard Proteus library. egs002 proteus library

SPWM simulations are CPU-intensive. If your Proteus is lagging, try increasing the "Timestep" in the System Settings, though this may slightly reduce accuracy.

Usually found at: C:\Program Files (x86)\Labcenter Electronics\Proteus 8 Professional\Data\LIBRARY Wire a virtual across the load capacitor of

| Pin | Name | I/O | Description | |-----|------|-----|-------------| | 1 | IFB | I | AC output current feedback (over‑current > 0.5 V) | | 2 | VFB | I | DC bus voltage feedback for regulation | | 3 | TFB | I | Temperature feedback (NTC thermistor input) | | 4 | VDD | P | +5 V logic power supply | | 5 | VSS | P | Ground | | 6 | HIN1 | I | High‑side input for leg 1 | | 7 | LIN1 | I | Low‑side input for leg 1 | | 8 | VB1 | P | Bootstrap supply for high‑side driver 1 | | 9 | HO1 | O | High‑side gate output for leg 1 | | 10 | VS1 | P | High‑side return for leg 1 | | 11 | LO1 | O | Low‑side gate output for leg 1 | | 12 | HIN2 | I | High‑side input for leg 2 | | 13 | LIN2 | I | Low‑side input for leg 2 | | 14 | VB2 | P | Bootstrap supply for high‑side driver 2 | | 15 | HO2 | O | High‑side gate output for leg 2 | | 16 | VS2 | P | High‑side return for leg 2 | | 17 | LO2 | O | Low‑side gate output for leg 2 |

: Place two IR2110 ICs from the default Proteus device library into your schematic. The library is a key component of the

: Connect the alternating outputs of the H-bridge to a low-pass LC filter (inductor and capacitor) to smooth out the high-frequency SPWM into a clean sine wave.

Designing Pure Sine Wave Inverters: A Complete Guide to the EGS002 Proteus Library

Look for a clean, stable 50Hz or 60Hz sinusoidal wave profile.

Pin to toggle between 50Hz and 60Hz output.